Abstract -In the last years, memristor devices have been proposed as key elements to develop a new paradigm to implement logic gates. In particular, the memristor-based material implication (IMPLY) gate has been presented as a potential powerful basis for logic applications. In the literature, the IMPLY operation has been widely simulated, but most of the efforts have been just focused on accomplishing its truth table, only considering the initial and final states of the gate. However, a complete understanding of the time evolution between states is still missing and barely reported yet. In this paper, the time evolution of the memristors involved in an IMPLY gate are studied in detail for every case of the gate. Furthermore, the impact on IMPLY gate operation of the internal resistor connected in series with the memristors of the IMPLY gate is included.
and connects the device electrodes, then the low resistance state (LRS) is reached allowing large currents to flow through the dielectric (I ON ). A current limit is required when changing from HRS to LRS to allow the switching and avoid the final breakdown of the dielectric. The HRS and LRS states can be related with the two Boolean values implicated in digital operations, "0" and "1," respectively. This feature, together with the possibility of successively changing between different resistance states, allows the use of memristors as bit storage elements, with an increasing interest for the implementation of logic operations [11] , [12] . Although some memristor issues as the switching dispersion or endurance degradation have still to be solved, the memristor potential for memory and logic applications is huge and with a lot of interest in the scientific community. Focusing on the logic field, Borghetti et al. [13] proposed the memristor-based material implication (IMPLY) logic gate which consists in a "stateful" logic where the data can be processed and stored in the same element. The simplicity of the IMPLY gate structure and its huge versatility are very promising characteristics for the use of material IMPLY in the future computational architectures. In the literature, adders, multipliers [12] , [14] , [15] , and other type of logic circuits [16] , [17] have been proposed using material IMPLY logic. However, most of these works results are only based on simulations, without analyzing experimentally the real performance of the IMPLY gate. Moreover, authors are mainly focused on the verification of the IMPLY truth table, considering only the input and output states of memristors like in [13] , what is indeed interesting in digital operations. Although some authors have barely covered the evolution of memristors currents during gate operation like in [16] , a detailed analysis of such an evolution along time is still missing. However, this paper is completely necessary for a deep knowledge of the IMPLY cell performance. Therefore, the focus of this paper is to study the time behavior of the HfO 2 -based memristors forming the IMPLY cell during the gate operation.
II. IMPLY GATE PERFORMANCE
IMPLY logic gate consists of two memristors (named P and Q) used as bit storage elements whose bottom electrodes are connected [ Fig. 1(a) ]. Afterward, they are connected to a resistance (R G ) whose free terminal is grounded and whose value must be LRS < R G < HRS [13] . The voltage of the node at which both memristors bottom electrodes and R G are connected is named as V G . Top electrodes of memristors 0018-9383 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. [12] .
III. SAMPLES AND MEASUREMENT PROCEDURE
Memristors used in this paper are Ni/HfO 2 /Si(n + ) devices with 5 × 5μm 2 area [18] . These devices show better performance operating as negative unipolar RS devices [18] , [19] , i.e., applying negative voltages to provoke the change between both memristor resistance states. Fig. 2 shows typical I -V curves of such memristors. Apart from HRS to LRS (set) and LRS to HRS (reset) changes, I ON and I OFF corresponding to the current states at these resistance states are also indicated. As in voltage-based logic, current ranges are stablished for both I ON and I OFF in which logic states ("0" and "1") are valid. In this paper, current values of I OFF below 0.1 μA are considered as "0" logic state. On the other hand, current values of I ON above 10 μA correspond to "1" logic state.
This threshold values allow a forbidden region of two decades (region in between black dashed lines in Fig. 2 ).
Characterization studies of the HfO 2 -based memristors have been performed in [7] , [18] , and [19] . In [18] and [19] , the cycle-to-cycle variability of I ON and I OFF is analyzed. From the same works, a memristor endurance of thousands of cycles is also observed. Voltage variability has been analyzed from the 500-cycle measurement shown in Fig. 2 . Extracted results for V SET and V RESET are averages of −3.26 and −2.27 V and a sigma of 0.46 and 0.48 V, respectively. On the other hand, in [7] , an analysis of the energy necessary to trigger the RS processes is performed suggesting a critical energy of the order of picojoules and microjoules for the set and reset processes, respectively. Although these memristor features do not seem the most promising for their application in logic computing, they have allowed performing an initial analysis of the time evolution during gate operation.
The measurement procedure to study the time evolution of memristor for each case of the IMPLY gate consists, first, in the initialization of memristors to the corresponding input states [ Fig. 1(b) ]. The initial memristors states were verified measuring the current through the memristors at −0.5 V. Once input states were fixed, slow voltage ramps were applied simultaneously to the top electrode of both memristors, P and Q, until a maximum value of V P and V Q , respectively, and the currents through the memristors were registered. Semitriangular pulses, as an experimental simplification of voltage pulses, have been applied to register the whole memristor behavior. As it is shown later, rectangular pulses as those used in transient studies [20] were also applied to demonstrate the same qualitative results than those obtained from semitriangular ones. Measurements with semitriangular pulses were performed with the semiconductor parameter analyzer (SPA) Agilent 4156C which allows registering both the programmed and the actual voltages applied to memristors, which can be different when a current limit I C (in this paper, I C was 50 μA and, if not indicated, was supplied by the SPA compliance) is reached, as it will be shown later, provoking also differences in the current through the memristors. Although other current limiting methods can be found in the literature, (for example, those based on transistors [21] ), in this paper, for simplicity, the current limit was supplied by the SPA compliance. For a correct IMPLY gate performance, V Q must be higher than V P [12] . On the other hand, after several attempts, the final values of V P and V Q voltages ramps, which allow performing all the IMPLY cases were found to be −2 and −4 V, respectively. The time duration, indirectly measured, of both ramps were exactly the same in each gate case. So that, applied voltage ramps to P and Q were defined from 0 to −2 and −4 V, respectively, in all IMPLY cases. V G was also registered with the SPA, and the voltage drops through memristor P (V P − V G ) and Q (V Q − V G ) were evaluated. Finally, after the previous voltage ramps application, the final states of the memristors were verified again measuring the current through the memristors at −0.5 V in all the cases. In Section IV, the value of R G is 33 k, except when we indicate other value. Note that the maximum current established in the SPA (50 μA) is smaller than the maximum current allowed by R G at the maximum voltage (−4 V), so that the current limitation is independent of R G . The impact of R G on the IMPLY operation is analyzed in detail in Section V.
IV. MEMRISTORS OPERATION IN AN IMPLY GATE
In this section, temporal evolution of memristor behaviors (for simplicity, in terms of current) is evaluated for each IMPLY case.
A. Case 1
In this case, both memristors must be initialized to "0" logic state (I OFF < 0.1 μA). Once initialized, applying the corresponding voltage ramps to the memristors, Q should change from "0" to "1" logic state and P should keep the same state, "0," as indicated. This means that the memristor Q should change its resistance to lower values, allowing large current values, which must be larger than 10 μA, as defined previously. Fig. 3(a) , where memristors current evolutions are depicted, shows the Q-state transition, in terms of current, which takes place as an abrupt increase (in absolute value) of the current flowing through memristor Q up to the stablished current limit value (50 μA). At the same time, memristor P barely suffers current variations, keeping its initial logic state. Initially, P is at "0" (current < 0.1 μA) and the applied voltage ramp during operation is not large enough to provoke any change on its current, which remains in the range of nanoampere. Both final memristor logic states were measured at −0.5 V to be in agreement with Fig. 1(b) . In Fig. 3(b) , the actual voltage drops across both memristors are depicted to show the bias behavior.
In order to know in more detail where memristors voltage drops come from, in Fig. 3(c) , the actual voltage ramps applied by the SPA to memristors P and Q (blue solid and red dashed lines, respectively); the programmed voltage ramps (blue open squares and red open circles, respectively) and V G (black solid circles) are depicted along the time. Note that a difference between the actual and programmed voltages is observed for Q due to the memristor current reaches the current limit value. At that moment, the analyzer keeps the current through the memristor at the current limit value by reducing the applied voltage whereas the programmed voltage remains increasing up to the maximum.
Before Q reaches the current limit value, V G is approximately zero, so that voltage drops at memristors are equal to the applied voltages. Once the Q-state change takes place, V G follows V Q , which is constant, to maintain the current limit level at Q. Since Q is at "1" its resistance value is really small and current flow is allowed (I ON ). On the contrary, since P is at "0" its resistance is so large that almost no current can flow (I OFF ). This scenario provokes all the current from Q flows through R G . Therefore, the IMPLY circuit shown in Fig. 1(a) becomes a voltage divider between the memristor Q and R G , which makes V G proportional to V Q . At this point, P voltage drop is smaller than previously to the change of Q state, and therefore, current through P is still at low levels.
In addition, to check if the duration of the voltage ramps applied to the memristor could have significant influence in the qualitative results, shorter ramp voltages were applied to each memristor using a pulse generator instead of the SPA. These applied voltages (V P and V Q ) as well as the voltage drop across R G (V G ) were registered with an oscilloscope. Since the pulse generator cannot apply a current limit during the set process, an adequate value of R G (1 M) was chosen to act also as current limiter. Fig. 4(a) shows the time evolution of the voltages V P , V Q , and V G [see Fig. 1(a) ] registered for a ramp duration of 10 μs. In addition, square pulses of 2-μs width [ Fig. 4(b) ] were applied to each memristor in order to check the gate working under conditions similar to those in commercial systems. In general, for these shorter timescales, the voltages behavior is similar as that shown in Fig. 3(c) . When the memristor Q changes its state, V G changes abruptly from zero to almost the voltage applied to that memristor (V Q ), now, most of the applied voltage drops across R G . Note that a V Q decay is not observed because the current limit is not applied by the SPA like in the case of Fig. 3(c) . Some slight parasitic capacitance effects are observed in the time evolution of V G , likely due to the faster ramps applied. Since no significant differences are observed in the time behavior, the study of shorter timescales influence is only included for case 1. Larger timescales and voltage ramps will be used in the following because of the simplicity of the required experimental setup and the ease of registering the whole current time evolution of memristors which is not possible of registering under pulsed conditions. 
B. Case 2
For the second IMPLY case, initialization states must be "0" (current < 0.1 μA) for memristor P and "1" (current > 10 μA) for memristor Q. As for the case 1, the time evolution of the current through the Q (red square symbols) and P (blue solid line) memristors are experimentally registered, Fig. 5(a) . In this case, memristor Q state should not change, and therefore, an abrupt change in Q current is not observed. Meanwhile, memristor P, which also must keep its state, maintains low current levels in the range of nanoampere [ Fig. 5(a) ] as in case 1. Memristors current behaviors are justified taking into account the voltage drops depicted Fig. 5(b) . Initially, voltage drop across memristor Q is too low to reach the defined I C , so its current increases the following Ohm's law, until I C is reached. For P, its voltage drop remains at low levels avoiding undesirable memristor state change. In order to confirm that both memristors accomplish IMPLY case, final current states were also measured at −0.5 V.
In Fig. 5(c) , actual applied voltage to P and Q (continuous blue and red dashed lines), programmed voltages (blue open squares and red open circles) and V G (black solid circles) are depicted. Here, the difference between applied and programmed voltages in memristor Q is more appreciable. I C is reached sooner (after ∼15 s) than in case 1 and the SPA keeps V Q constant at approximately −2.3 V in order to control the current flowing through Q memristor. Once I C is reached in case 2, memristor Q behavior is similar to what occurs after the abrupt current change of Q current in case 1, that is, V G follows V Q behavior again. Note that, for a time around 25 s, V G surpasses V P , changing the polarity of P memristor voltage drop [blue solid line in Fig. 5(b) ], which is due to the current limitation of 50 μA. As this voltage drop is kept always low, independently of the polarity, absolute value of P current value is below 0.1 μA all the time, in spite of changing its flow direction.
C. Case 3
Case 3 is similar to case 2, with the only difference of the initial states of memristor P and Q, i.e., "0" for "Q" and "1" for P. Current evolution, as voltage ramps are applied, is shown in Fig. 6 (a) for Q (red squares) and P (blue solid line) memristors. Current flowing through Q is always low (<0.1 μA) indicating Q is at "0" state all the time. On the contrary, P current increases up to high current levels, close to I C , keeping P at "1" state. In this case, the maximum value of V P is −2 V and, taking into account the final resistance value of P, which was approximately 50 k, the maximum voltage drop across P [(blue solid line in Fig. 6(b) ] is not enough to reach I C (|I PMAX | = 40 μA). On the other hand, the value of V Q equal to −4 V might provoke the change of Q. However, the voltage drop across this memristor [red squares in Fig. 6(b) ] is not sufficient to do that. At maximum values V Q − V G = −3 V, however, since the resistance value of Q was higher enough (∼5 M), the current is kept at low levels (I QMAX = 0.47 μA) maintaining Q at "0" state. In spite of these facts, Q and P memristors reached the correct final states.
Likewise in case 2, Fig. 6(c) shows the actual applied voltages to P and Q (continuous blue and red dashed lines), programmed voltage ramps (blue open squares and red open circles) and V G (dashed line plus black solid circles). Now, since resistance value of Q is much larger than that of P, the voltage divider occurs between memristor P and R G , and therefore, V G behavior resembles that of V P . No voltage restriction applied by the SPA is observed due to the I C value is not reached by P.
D. Case 4
Finally, for case 4 where Q and P initial states are both "1," the time evolutions are addressed in Fig. 7 . As in cases 2 and 3, memristors state changes are not expected. In Fig. 7(a) , the currents through memristors Q (red squares) and P (blue solid line) are represented as a function of time when the voltage ramps are applied. For memristor Q, current evolution is similar to that observed in case 2 for the same memristor, increasing with voltage up to the current limit established by the SPA. For the current through P, two unexpected behaviors can be observed. First, current never reaches the expected current limit level and second that current changes its direction twice.
Previous behaviors can be explained by the voltage drops across memristors depicted in Fig. 7(b) and the programmed and actual voltages applied to Q and P. When current through Q reaches I C , the SPA reduces the increasing speed of V Q [red dashed line in Fig. 7(c) ] to control the current flowing through this memristor. On the contrary, P does not reach theI C value, maybe due to the low voltage drop across it [blue solid line in Fig. 7(b) ] which was not sufficient to reach that current value. Direction changes of P current are owing to the polarity changes observed in the voltage drops across P [blue solid line in Fig. 7(b) ]. At the same time, this polarity changes are due to V G [black solid circles in Fig. 7(c) ] surpasses V P [blue solid line in Fig. 7(c) ] at around 5 and 17 s. This is directly related with the evolution of V G in Fig. 7 (c) which follows V Q behavior [red dashed line in Fig. 7(c) ] once Q current reaches I C (around 11 s) and the analyzer adjusts V Q to keep that constant maximum current value. Note that, in this case, after I C is reached, V Q (and therefore V G ) is not maintained completely constant but it goes on increasing with an appreciable slope. This might be due to the influence of V P , which also increases, varying V G value and, consequently, V Q too. Therefore, in this case, no voltage divider behavior is observed, as in the previous ones. In spite of all of that, both memristor Q and P keep their state at "1."
V. RG IMPACT ON IMPLY OPERATION R G is also an important parameter in the performance of IMPLY gate [11] , [22] [23] [24] . In the literature, R G is mainly defined as a resistor whose value must be larger than the resistance at LRS and smaller than at HRS [13] . However, such resistor may influence the performance of the gate operation, especially on reaching the selected or desired current limit. This effect is mainly observed in cases 2 and 3 of the IMPLY gate since the current which flows through the circuit is flowing through R G . Depending obviously on the LRS and HRS resistance values, the effect can be remarkable for relatively high current limits. In the following, a study of mentioned effect is presented for a high current limit (300 Fig. 8 . Equivalent IMPLY circuit when one of the memristors is at "0" state, and therefore, its resistance is very large in comparison to R G and that of the other memristor. Fig. 9 . Currents through P and Q memristors for different values of R G (1, 33, 155, 566, and 960 kΩ). As the value of R G increases, the current limit is imposed by the resistor instead of SPA.
μA provided by the SPA compliance) and different values of R G with the memristors shown in Section III, whose LRS and HRS resistances were approximately 10 k and 50 M.
As earlier mentioned, scenarios in cases 1-3(when Q reaches current limit) is slightly different from that in case 4 because at least one of the memristors is at "0" (HRS). Because the resistance value at HRS is really high, current barely flows through that branch in the equivalent circuit of IMPLY gate [ Fig. 8(a) ]. Therefore, the equivalent circuit may be considered as a voltage divider between the branches of the memristor at "1" (LRS) and the resistor R G [ Fig. 8(b) ].
Thus, current flowing along divider branch is the same for both elements. Depending on the voltage applied to memristor through which the current is flowing and imposed current limit, R G might act as current limiter (due to Ohm's law) instead of the SPA used in the setup.
As an example of this effect, Fig. 9 shows currents through memristors P and Q (I P and I Q , respectively) in case 2, in which memristor P is at "0" and Q at "1," for different values of R G (1, 33, 155, 566 , and 956 k). Voltage ramps have been applied to memristors Q and P changing from 0 to −4 and −2 V, respectively. The current limit value has been stablished at a high value, 300 μA, to make more remarkable the R G effect as a current limiter. The different chosen values of R G accomplish HRS > R G > LRS condition with the exception of 1 k included in order to observe the current limit applied by the SPA. In Fig. 9 , it can be observed that the larger R G , the smaller the current flowing through Q. When R G is 1 k, current through such a resistor is larger than the selected current limit (as long as the voltage applied is large enough), therefore, when current limit is reached, SPA is acting as the current limiter, what can be identified by the flat part of the curve. However, as R G increases the current through the resistor is smaller than the current limit, since the applied voltage, and therefore the voltage drop across the resistor, is not enough to reach the current limit values. In all those last cases, R G is acting as a current limiter element. This is corroborated in Fig. 10 , where voltages drops across memristor Q (continuous red line) and R G (black dashed line) are depicted for three representative values of R G [ Fig. 10 Fig. 10(a) ] is almost negligible and barely affects the current conduction through Q while voltage drops across the memristor [continuous red line in Fig. 10(a) ] increases up to a certain value, where memristor Q has reached the current limit and SPA controls applied voltage. On the contrary, as R G increases, its voltage drop also increases what provokes a Q voltage drop decrease. Consequently, the current through R G , and hence through Q, is controlled by Ohm's law on R G . For example, if R G = 33 k and taking the maximum value of the applied voltage ramp (−4 V), according to Ohm's law, a current of 121 μA should flow, which is smaller than the current limit of 300 μA. Obviously, as R G increases, the current flowing through the divider branch decreases since the applied voltage is always in the 0 to −4-V range.
VI. CONCLUSION
In this paper, a detailed study of the electrical time evolution of the two memristors involved in an IMPLY gate is performed for each IMPLY input-output case. The evolution of the memristors currents and the memristors voltage drops along time during each phase has been analyzed, observing in some cases, polarity changes of the memristors voltage drops. Finally, the impact of the internal resistor (R G ) in series with the memristors of the IMPLY gate has been analyzed. The results show that R G can be also used to limit the current through the memristors at LRS.
